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Abstract
This paper presents a brief overview of the physics of nanosilicon materials for single-electron device applications. We study how
a nanosilicon grain and a discrete grain boundary work as a charging island and a tunnel barrier by using a point-contact transistor,
which features an extremely short and narrow channel. Single-electron charging phenomena are investigated by comparing as-
prepared devices and various oxidized devices. The optimization of grain and grain-boundary structural parameters is discussed for
improving the Coulomb blockade characteristics and realizing room temperature device operation.
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1. Introduction––why nanosilicon?
The progress of nanofabrication technologies over
the last two decades as allowed us to explore a new re-
search ﬁeld of single electronics [1]. Single-electron
charging or Coulomb blockade (CB)’ phenomena are
expected to appear in semiconductor nanostructures and
have been adopted as a new principle for manipulating a
small number of electrons. Both for memory and logic
applications, single-electron devices (SEDs) have been
studied intensively to overcome the inherent scalability
issue of the conventional CMOS devices. A key building
block for SEDs is the multiple tunnel junction (MTJ),
which is composed of multiple tunnel barriers and
electron islands. As a general guideline, the MTJ should
meet the following two requirements to show the CB
eﬀects at a temperature T:
Rt   RQ ¼ h=e
2 ¼ 25:6k X; ð1Þ
EC ¼ e
2=2CR   kBT ð2Þ
to avoid quantum and thermal smearing of the elec-
tronic states conﬁned in the electron islands. In Eqs.
(1) and (2) RQ is the quantum resistance, Rt is the
zero-bias tunnel resistance of the (generally nonlinear)
current-voltage characteristic of a tunnel junction, EC
is the charging energy, and CR is an island capaci-
tance.
A number of fabrication methods of MTJs have been
reported based on crystalline silicon. These structures
may be classiﬁed into two groups in terms of the manner
of deﬁning electron islands: patterned electron islands
and naturally formed ones. A patterned electron island
with a lateral size of less than 10 nm has been real-
ized by using a pattern-dependent oxidation (PADOX)
technique [2]. This technique utilizes an increase in a
band gap due to quantum conﬁnement in an ultra-
narrow channel and a decrease in a band gap due to
compressive stress in the channel after oxidation process
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local disorder in patterned nanoscale structures. In a
heavily doped Si wire [4] a few tens of nanometers in
width, randomly distributed dopant atoms cause po-
tential ﬂuctuations, and a linear chain of electron islands
can form naturally [5]. Because of its simplicity this MTJ
structure has often been used for making CB memory
and logic devices. However, the CB oscillation can
usually be observed only at temperatures below 77 K as
the tunnel barriers are not high enough to conﬁne
electrons at high temperatures. A surface roughness in-
duced MTJ has also been reported for a very narrow
MOS channel [6], and the CB oscillation was observed
at room temperature for this structure. Among these
methods, PADOX is the most favorable as the size and
position of an electron island can be controlled. How-
ever, key parameters of tunnel barriers such as the
barrier height and thickness are not controllable with
this method.
Compared with these methods, nanosilicon is an
attractive bottom-up approach for forming ultra-small
charging islands, and several fabrication techniques
have been developed. The ﬁrst method is to use a very
thin poly/nanocrystalline (nc) silicon ﬁlm with the size
of the grains down to a few nanometer. The poly/nc-Si
ﬁlms can be formed either from an amorphous Si ﬁlm
with solid phase crystallization (SPC) or by using a
very high frequency (VHF) plasma-enhanced chemical
vapour deposition (PECVD) at a low temperature [7].
In the SPC ﬁlms the individual grains are usually
columnar shaped, and the grain boundaries (GBs)
between adjacent grains contain carrier trap states due
to dangling bonds. On the other hand, in the PECVD
ﬁlms, the individual grains are more spherical, and the
GBs are formed by a-Si:H layers between grains.
Another approach is to use porous Si [8] formed by
using photoanodization of the Si substrate. The sur-
face of the nc-Si islands formed in the substrate can be
oxidised selectively by electrochemical oxidation. For-
mation of a linear chain of nc-Si islands with a
diameter as small as 5 nm has been observed [9]. A
more recent approach is an aerosol deposition tech-
nique, VHF plasma enhanced deposition of silane with
a hydrogen gas pulse sequence [10]. This technique
facilitates in separating the nucleation and crystal
growth process and helps to fabricate nc-Si particles
with diameter less than 10 nm and dispersions of 1 nm
[11]. Particle diameter down to 3 nm has also been
reported recently [12]. The interparticle tunnel barriers
can be formed by in situ oxidation or nitridation in a
controlled manner.
In this paper we focus on the ﬁrst approach based on
poly/nc-Si ﬁlms. We investigate structural and electrical
properties of nanosilicon grains and GBs and discuss
optimisation of their parameters for room temperature
SED operation.
2. Single-electron charging phenomenon in nanosilicon
The macroscopic properties of the poly-Si ﬁlm with
large Si grains have been studied extensively for the
development of thin ﬁlm transistors and static random
access memories, and various process techniques have
been established to increase the grain size and to improve
carrier mobility. However, the microscopic properties of
individual nanoscale grains and discrete GBs have not
been studied in detail. In this work, we adopt a point-
contact transistor (PC-Tr) [13], which has a channel with
both the length L and width W as small as the grain size
Lgrain of the nano/poly-Si ﬁlm. The electric characteristics
for the PC-Trs must therefore reﬂect the properties of
individual grains and GBs contained in the channel. Fig.
1 shows an SEM image of a PC-Tr fabricated in a 50-nm
thick SPC poly-Si ﬁlm. The inset (a) to Fig. 1 is a SEM
image of a Secco-etched poly-Si ﬁlm that shows the
individual grains and GBs. From the SEM observation it
was found that Lgrain in this particular ﬁlm ranges from
20 to 150 nm. PC-Trs with W and L from 20 to 50 nm
were patterned by high-resolution e-beam lithography
andelectrically isolated by reactive ion etching. Electrical
characterization was performed for both as-prepared
PC-Trs and those oxidized at 1000  C for 15 min in dry
O2 ambient. An eﬀective potential barrier height qVB of
GBs was extracted from a temperature dependence of the
Ids–Vds characteristics at between 200 and 300 K using the
thermionic emission model.
The as-prepared PC-Trs [13] did not show any Cou-
lomb oscillation at temperatures above 4.2K. From
the TEM observation of grain structures, the tunnel
capacitance Ctunnel between two adjacent grains was
estimated to be larger than 80 aF. In addition, the tunnel
resistance Rt was evaluated to be similar to RQ. There-
fore both EC and Rt are not suﬃciently large to observe
the CB eﬀect even at cryogenic temperatures. The bar-
rier height qVB extracted for the as-prepared PC-Trs,
ranges from 30 to 80 meV.
In contrast, most of the oxidized PC-Trs show a clear
Coulomb oscillation in the Ids–Vgs curves and a Coulomb
Fig. 1. SEM image of an as-prepared PC-Tr. The insets (a) and (b)
show the grain structure of the poly-Si ﬁlm and a blow-up of the
channel region, respectively.
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CB eﬀect [14]: Fig. 2(a) and (b) show the Ids–Vds and
Ids–Vgs characteristics for one of the oxidized PC-Trs. In
the oxidized PC-Trs, the poly-Si ﬁlm thickness decreased
down to approximately18 nm after the oxidation process
[16]. This leads to a decrease in Ctunnel and consequently
increases EC Although an increase in the mean qVB was
just 5 meV for the oxidised PC-Trs, Rt was found to be
by more than two orders of magnitude larger after the
oxidation treatment because the GBs were oxidized
eﬀectively [17] and converted to suboxide. Both the in-
creased EC and Rt result in the appearance of the CB
eﬀect. The GB tunnel barrier thickness d was estimated
to be approximately 3 nm for the oxidized PC-Tr using a
tunneling current calculation and observed value of Rt.
This is consistent with high-resolution TEM observa-
tion, which reveals that GBs were oxidized faster than
crystalline grains and that some silicon suboxide layers
were as thick as 2–3 nm. The lateral dimensions of the
grain that acts as the charging island were evaluated to
be about 3 nm·10 nm by using a two-dimensional
capacitance calculation and the observed VT and Cou-
lomb oscillation period DVgs.
3. Material optimisation towards room-temperature nano-
silicon single-electron devices
It was found from all the oxidized samples that
both the P/V ratio and VT increase with Rt and that a
good P/V ratio is observed when the total zero-bias
tunnel resistance of the device is over 1 MX [14]. If we
assume Lgrain   3 nm and d   1 nm, a simple calculation
[15] shows that qVB should meet the following condition:
qVB   260 meVð 10kBTÞ: ð3Þ
Regarding the grain size, it is apparent that decreas-
ing Lgrain further is needed to reduce CR. For this pur-
pose a nc-Si ﬁlm prepared by a low-temperature VHF
PECVD [7] was adopted instead of the SPC poly-Si ﬁlm.
A 20 nm thick nc-Si:H ﬁlm was prepared from a
SiF4:H2:SiH4 gas mixture at temperatures 6300  C.
From TEM observation it was found that the ﬁlm
contains grains with Lgrain from 4 to 8 nm uniformly
distributed in a-Si:H matrix (Fig. 3(a)).
After deﬁning the PC-Trs in the same manner, a
multiple step oxidation process was applied, which was
proposed to oxidize the a-Si:H selectively and to convert
it to SiOx (x < 2) without increasing Lgrain [17,18]. This is
low-temperature oxidation (650–750  C) followed by
high-temperature (1000  C) annealing. A cross-sectional
TEM showed that the grains remained the same in size
despite the fact that the overall ﬁlm thickness was re-
duced by 6 nm due to surface oxide formation. qVB ex-
tracted for the multi-step oxidised nc-Si PC-Tr with
L ¼ W ¼ 20 nm was as high as 173 meV while that for
the as-deposited nc-Si PC-Trs was only about 40 meV.
A clear CB oscillation was observed for the multi-step
oxidised nc-Si PC-Trs: the Ids–Vgs characteristics ob-
served for the device with L ¼ W ¼ 20 nm is shown in
Fig. 3(b) [19]. The oscillation with an unchanged period
persists up to room temperature although the P/V cur-
rent ratio is gradually decreased as the temperature
Fig. 2. (a) Ids–Vds and (b) Ids–Vgs characteristics for an oxidised PC-Tr
measured at T ¼ 5 K. Each Ids–Vds curve in (a) is oﬀset by 5 nA/100
mV in Vgs.
Fig. 3. (a) TEM image of the as-deposited PECVD nc-Si ﬁlm with a
blow-up of a nano-Si grain in the inset and (b) Ids–Vgs characteristics
for the multi-step oxidised nc-Si PC-Tr. The temperature increases
from 50 to 275 K in 25 K steps.
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room temperature is still far too small for any kinds of
device application. From a simple capacitance calcula-
tion combined with the observed DVgs and VT, Lgrain was
estimated to be about 8 nm for this nc-Si PC-Tr, which
is in good agreement with the TEM observation.
Even further reduction of Lgrain is needed for realising
room temperature SED operation. To provide a more
quantitative guideline, the charging energy EC and
quantum conﬁnement energy EK were calculated as a
function of nc-Si dot diameter. EC was calculated for
a Si sphere embedded in oxide taking account of both
self-capacitance and tunnel capacitance [20]. EK was
obtained numerically as the energy of the lowest quasi-
bound state of an intrinsic Si quantum well with 2-nm-
thick oxide barriers: tunnel barrier heights of 3.0 and
0.26 eV (Eq. (3)) were used for SiO2 and SiOx barriers.
Fig. 4 shows the dot diameter dependence of EC (a light
grey solid line), EK calculated for both SiO2 and SiOx
(dotted lines) barriers and the corresponding total elec-
tron addition energies ER (black and dark grey solid
lines). Because of the ﬁnite tunnel barrier heights, EK
approaches its maximum with decreasing dot diameter.
A region of a diameter ranging from 4 to 8 nm, which
corresponds to the nc-Si ﬁlm used above, is indicated as
a shaded region. Two horizontal broken lines show the
energy of 10kBT with T ¼ 300 K and T ¼ 77 K. These
results indicate that
Lgrain   2nm ð4Þ
is needed to meet ER   10kBT at room temperature, and to
secure SED operation at room temperature, a further
development is still needed towards 1-nm-scale size con-
trol of nanosilicon dots. However, in this region, the
single-electron charging phenomenon in the nanosilicon
material can certainly be a way of modulating current
substantially at room temperature, and it is then impor-
tant to develop new device structures that can operate
based on the single-electron charging phenomenon
combined with other mechanisms of controlling ﬂow of
electrons, such as the external electrostatic potential,
tailored energy potential barriers [21], and energy quan-
tization.
4. Summary
Nanosilicon has been investigated as a promising
material for SEDs. We have shown that control of
microscopic properties of GBs as a tunnel barrier is
essential to improve CB characteristics by comparing as-
prepared and oxidised PC-Trs fabricated using the SPC
poly-Si ﬁlm and the PECVD nc-Si ﬁlm. We have found
that qVB should be as large as 10kBT, and Lgrain should
decrease down to less than 2nm for any practical device
applications at room temperature.
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